• <del id="0rfyz"></del>

  • <del id="0rfyz"></del>
      <th id="0rfyz"><progress id="0rfyz"></progress></th>
      <b id="0rfyz"><menuitem id="0rfyz"></menuitem></b>

        <del id="0rfyz"><form id="0rfyz"></form></del>
      1. 
        

          <b id="0rfyz"><menuitem id="0rfyz"></menuitem></b>

              在線客服

              PCI總線;3通道,脈沖數(shù)字延時發(fā)生器卡

              延遲范圍:50ns~~429S(44位),延遲分辨率:25ps,輸出:沿輸出,脈沖輸出,門限輸出。
              生產(chǎn)廠商: 迪陽公司代理 產(chǎn)品型號: DG102
              產(chǎn)品簡介: 延遲范圍:50ns~~429S(44位),延遲分辨率:25ps,輸出:沿輸出,脈沖輸出,門限輸出。
              Features
              • 3 Delays(SMA Output), with 25ps Delay-Resolution and 44bit Delay-Range (max. Delaytime = 429s)
              • Very low Jitter
              • Max. Repetition Rate 8MHz
              • Edge, Gate or Pulse Output
              • Master/Slave Option (if more than 3 Outputs are needed)
              • High Load Option
              • Several output voltage levels
              • External/internal (modulo-N counter) Trigger
              • External/internal clock
              Back to top of page
              Description

              The DG102 is a PCI card having 3 delay lines that can produce delayed signals from 50nsec to 419 sec in steps of 25psec.
               
              A trigger circuit starts the delay counters. There are 4 counters, T, A, B and an auxiliary counter. The T, A and B counters actually produce an output signal, while the auxiliary counter can only be used to produce an interrupt. In Pulse-Mode each programmed delay produces a pulse of specified length at its output connector, in Edge-Mode the first level transition is determined by the first programmed Delay - after the last Delay expires all outputs are reset together. In Gate-Mode the outputs A and B can be combined to form a gate signal, i.e. a rising (falling) edge after delay A has elapsed and a falling rising edge after delay B has elapsed, so you get an pulse with a variable(25ps resolution) pulse width from 2ns – 429s.
               
              The trigger can be produced internally by a modulo-N counter or by an external signal. The signal connected to the external trigger input can also be used as external clock, and can additionally can be gated and prescaled.
               
              If more than 3 Outputs (or more than 1 Gate output) are needed, two ore more cards can be connected together via a ribbon-cable, resulting in 6 or more synchronous delayed outputs.

              北京迪陽世紀科技有限責任公司 版權(quán)所有 ? 2008 - 2018 著作權(quán)聲明
              010-62156134 62169728 13301007825 節(jié)假日:13901042484 微信號:sun62169728
              地址:北京市西城阜外百萬莊扣鐘北里7號公寓
              E_mail:[email protected] 傳真: 010-68328400
              京ICP備17023194號-1 公備110108007750
            • <del id="0rfyz"></del>

            • <del id="0rfyz"></del>
                <th id="0rfyz"><progress id="0rfyz"></progress></th>
                <b id="0rfyz"><menuitem id="0rfyz"></menuitem></b>

                  <del id="0rfyz"><form id="0rfyz"></form></del>
                1. 
                  

                    <b id="0rfyz"><menuitem id="0rfyz"></menuitem></b>

                        欧美深夜福利 | 大香焦草久| 青青草A∨在线视频免费 | 超碰网在线 | 黄色高清无码视频 |